A hybrid optical integrator is a recirculating loop that performs oversampling typically for an analog input using the crossgain modulation (XGM) in a semiconductor optical amplifier (SOA). The modulated input signal changes the gain of the loop through XGM and thus modifies the loop accumulation. This paper presents hybrid optical integrator for an all-optical analog-to-digital converter based on silicon photonics platform. The device consists of silicon waveguides of dimension 220 × 500 nm (thick × width) and approximately 2,800 μm total loop length, input and output grating couplers for 1550 nm signal, directional couplers, and external components (SOA, optical isolator and band-pass filter). All devices are designed for fabrication on the SOI wafer using E-Beam lithography. A theoretical model for the system is developed and simulated with Lumerical software and Matlab that accounts for critical design parameters such as the loop length, coupling coefficient, and gain in the SOA. The 3-dB couplers were designed and loop length was minimized to reduce the propagation loss through the silicon waveguide and increase the sampling frequency. From the simulation, total loss of silicon photonics device at one round trip is approximately 27 dB. The system is characterized for square waves at GigaHertz input frequencies. Simulation results show excellent agreement with the theoretical model of leaky integrator. The operation frequency of the integrator can be increased from MHz up to GHz by replacing fiber cable to silicon waveguide, leading to a free-spectral range of approximately 4.17 GHz.
INTRODUCTION
The state-of-art in silicon photonics received great attention and has been developed as a key technology for the next generation signal processing system. The theoretical advantage of silicon photonics including high-speed processing, high sampling rate, large bandwidth, and high level of integration lead significant research over the last decade. Although there has been outstanding solutions and achievement in the electronic signal processing, the potential of integrated silicon photonics considered to be a promising technology to satisfy the demand for higher data processing speed with larger data capacity, lower power consumption, and low manufacturing cost. [1] [2] [3] [4] In particular, all-optical A/D conversion requires higher sampling rates at both optical and radio frequency domain, facilitating large bandwidth to avoid the electronic bottleneck. 5 Recently, several methods are suggested to reach GHz range sampling rate and A/D conversion, and photonic delta-sigma modulator using oversampling technology is one of the practical solutions to compensate the disadvantage of electronic device. [5] [6] [7] One of the key components of delta-sigma modulator is an optical integrator where its sampling frequency and oversampling ratio is significant impact on quantization and demodulation. These parameters are related to the gain and time constant of the optical integrator, which define the characteristics of device performance such as signalto-noise ratio, spur-free dynamic range, and effective number of bits. 2, [8] [9] [10] The main purpose of this study is to replace fiber-optic cable and components with silicon waveguide and silicon photonics devices, and eventually design an optical integrator on a single chip. In this paper, an incoherent hybrid optical integrator has been designed and simulated, which is constructed with a silicon photonics integrating loop and fiber-optic devices. Two operating wavelengths, one for an input signal and the other for an accumulating signal, are adapted to prevent interference between the two signals. Circulating signal in the loop is selected by cross-gain modulation (XGM) effect of semiconductor optical amplifier (SOA) and band-pass filter (BPF). Silicon photonics device includes grating coupler, directional coupler, Y-Branches, and silicon waveguide that are designed using software Lumerical and the device is fabricated by E-beam lithography. To prevent noise and polarization of input light source, waveguide with 220 nm thickness and 500 nm width is used only to select and pass fundamental transverse electric (TE) mode. It becomes easier to control the gain and delay time by adjusting driving current of non-linear SOA in the integrator. Furthermore, the hybrid optical integrator is thoroughly based on how to control and operate SOA, which provides possibility of whole integrated device fabricated by silicon photonics technology. The proposed device is theoretically investigated, simulated by MATLAB with square-shaped input signal at 4 GHz. Then, the device is fabricated by E-beam lithography at university of Minnesota.
BACKGROUND AND THEORY
The hybrid optical integrator is based on an inverted leaky integrator, which accumulates positive input intensities, but gradually leaks a small amount of input simultaneously. A mathematical description for the integrator related to inverted leaky integrator can be specifying the model parameters that define the characteristics and performance of integrator. 2, 8 First, a discrete leaky integrator can be described as equation given below:
where x and y are input and output signals, and g and τ are real constants where g > 0 and 0 < τ < 1, with n ≥ 1. The zdomain transfer function can be expressed as follows:
where z is the transform variable defined by z = exp(jωT), with sampling period of the integrator T and angular frequency ω where region of convergence is |z| > |τ|. According to equation 2, the impulse response can be defined in terms of the unit step function u[n] as
In case of discrete inverted leaky integrator, different equation can be defined to describe its mathematical model as
where x and y are the input and output signal as equation 1 while a, g and τ are real constants which satisfy 0 < τ ≤ a and 0 < τ < 1. Contrary to equation 1, the above equation does not represent discrete, linear and time-invariant system due to the existence of constant a. Due to time-variant and non-linearity, Equation 4 cannot be characterized by the impulse response and transfer function as previously done unless a equals zero. If a is assumed to be zero, the system can be described by the z-transfer function and the impulse response as below equations.
A schematic diagram of the integrator set-up employing fiber-optic components and optical integrator fabricated on SiPh platform is shown in Fig. 1 . The loop includes optical integrator fabricated on SOI wafer, semi-conductor optical amplifier (SOA), an optical isolator (OI) and band-pass filter (BPF). Two optical couplers (OC) with coupling ratio (k) of 0.5 are included in the SiPh based device as a form of directional coupler (DC) or Y-branch. Each port of integrator consists of grating coupler (GC) designed for the center wavelength of 1552.1 nm, which is an average value of two operating wavelengths, 1553.3 nm for input signal and 1550.9 nm for circulating signal. OC1 will act as coupling the input signal into the loop, and OC2 will be used to extract the circulating signal out of the loop, leading to photo-detector, consequently measure and observe the output signal using oscilloscope. The hybrid optical integrator can be described qualitatively as follows. The optical band-pass filter defines the resonance wavelength of the loop at λ2 (integration wavelength, 1550.9 nm), which is different from the input wavelength λ1 (1553.3 nm) in order to avoid the interference effects at OC1 where circulating signal and input signal converge. The cross-gain modulation (XGM) effect in SOA allows wavelength conversion from λ1 to λ2, and BPF selectively passes through specific wavelength, λ2, in the loop. 11 In this integrator, SOA is operated in non-linear gain region, where power of input signal modifies the gain of SOA, being higher for low input powers and lower for high input. The integrated circulating signal at λ2 increases when the gain exceeds the loss in the loop with low input signal power, or decreases otherwise.
The performance and operation principle of leaky integrator can be described as follows: As mentioned previously, the gain in the SOA changes according to the power of input signal. The modulated analog input signal first established the gain in the SOA and progressively modified by the re-circulating power in every roundtrip. Due to inverse proportionality of SOA gain via input power, the gain and power of output signal are high when the initial power of input signal is low.
Since the initial input power changes to a high value, a large number of carriers are occupied in the active region of the SOA, eventually the gain of SOA for the re-circulating signal at wavelength λ2 decreases and results in an overall gain that is lower than the loop-loss. As a result, the power of signal goes through a loop decreases in every roundtrip. Hence the gain of SOA is a function of the intensity at port 3 (see Fig. 1 ), which is inversely proportional, the gain for the recirculating signal increases in every roundtrip, thereby reducing the rate of power declined in the output signal. On the contrary, if the initial condition of the integrator is assumed to be at the high power of input signal, low gain and low power output signal will take place. Due to low input power, there is increase in the number of free carriers in the active region of the SOA, thus amplifying the re-circulating signal and exceeds the loss in the loop. This phenomenon leads to an increase of signal power while the SOA's gain decreases in every roundtrip. As a result, the rate of power increment in the output signal is reduced. Notice that the input signal at wavelength λ1 does not circulate in the loop because it is eliminated by the optical band-pass filter (see Fig. 1 ). Therefore, the output signal of the integrator only contains the optical carrier component at wavelength λ2 and can be extracted through OC2. It is also possible to acquire the re-circulating signal at λ2 by means of proper filtering and port 4 of OC1.
Since the integrator operates with two optical signals at different wavelengths, a mathematical modeling of integrator can be done by using modulus square of the complex field values. Let the modulated input signal in port 1 of OC1, at wavelength λ1 be denoted by I 1 λ 1 , and delayed output signal at wavelength λ2 in port 2 by I 2 λ 2 . Intensities of signal at port 3 and 4 are indicated by I 3 λ 1, 2 and I 4 λ 1, 2 , respectively. The optical coupler, OC1 and OC2 have coupling intensity coefficients K1 and K2, gain of SOA G, which is a function of intensity at port 3 I 3 λ 1, 2 , and the α indicates the sum of loss occurred by loop including insertion loss at grating coupler, loss in the optical filter, optical isolator, and propagation loss in the fiber, Si waveguide and optical coupler. The sampling period of the integrator T, which is delay introduced by the loop defines the maximum operation frequency (or maximum frequency of modulated input signal) of integrator. The sampling frequency or free spectral range (FSR) for the loop can be described as
where c is speed of light in vacuum, neff is effective refractive index of waveguide, and L is length of loop. 2 The model parameters that define the performance of the integrator are based on the characteristics of the optical components and designed SiPh components. The operation of hybrid optical integrator can be described as following set of discrete equations:
where A, B, and C are real constants and sampling period T determines the interval between samples. For the simplicity of mathematical model and performance description, a negative-slope linear approximation for the gain function in Eq. 9 is applied to define G. If SOA is not operating in the saturation gain region, this assumption cannot be used. As shown in Eq. 10, the intensity in port 2 I 2 λ 2 is directly proportional to the SOA's gain G due to an elimination of signal at wavelength λ1.
I 2 λ 2 , which is proportional to the output signal intensity extracted from OC2, can be expressed in terms of I 2 λ 2 and I 1 λ 1 by combining equation 8 to 10. 
has identical functionality with equation 4, consists of similar terms and constant coefficient. In consequence, the proposed integrator can be considered as an inverted leaky integrator where the gain of SOA, loss in the loop, and coupling ratio of optical coupler can characterize its performance. In this paper, the optical couplers are designed as a form of directional coupler and Y-branches, with coupling coefficient of 0.5 for both OC1 and OC2. 
MODELING AND SIMULATION
The theoretical model introduced in section 2 is simulated by MATLAB programming code to verify the operation of the hybrid optical integrator. All parameters used in the code are based on the simulation result from the Lumerical software, and measurements of components. In addition, propagation loss in waveguide (3 dB/cm) with additional loss such that sidewall roughness and fiber-to-grating coupler alignment error during the experiment (max. 1 dB per grating coupler) are assumed and considered. Based on equation 8 to 11, the theoretical performance of the hybrid optical integrator has been investigated and the predicted outcome has been calculated. A delay block is introduced to represent the time delay created by the loop length. This time delay, T can be described as a function of length of loop L, effective refractive index of waveguide neff, and speed of light in vacuum c. Fig. 2 (a) shows the simulation result of hybrid optical integrator with square-shaped input signal at 4 GHz. The optical input power for the simulation is set as Pin = 3.1 dbm with laser driving current of Iin = 120 mA. As discussed in theory, the intensities of light 2 2 , 3 1 , 2 , and 4 1 , 2 change their values at every circulation with time delay introduced by loop length. Consequently, small discrete steps with the duration of each discrete step T, which is the delay time, can be observed from the output signal of the hybrid optical integrator (see Fig. 2 (b) ). The output format of the leaky integrator can be obtained by forming the envelope of each discrete steps. According to equation 11, it is intuitive that the duration of each discrete step can be controlled by modifying the length of the loop L and effective index neff. In this experiment, the value of neff is fixed as approximately 1.5 for fiber and 2.4 for silicon waveguide on SiO2. However, the length of the loop can be adjusted depending on the device design and fiber length. If the L decreased, the delay time T eventually becomes smaller, thus provide enough amount of steps to form a well-shaped envelope. Additionally, due to large neff and significantly shorter loop length of Si waveguide, the effect to the operation frequency is dominant by Si waveguide length. This will make hybrid optical integrator to operate at input signal with higher frequency. The SiPh based hybrid optical integrator has total length of Si waveguide approximately 1.5 mm and 10 m fiber cable, leading the delay time T as 0.0119 ns. Assume that a good shape of envelope output consists of 10 steps for rising and 10 steps for falling period. The hybrid optical integrator can process and obtain high-quality output signal from the input signal frequency up to 4.201 GHz ( ≈1 / (0.0119 ns × 20)). 12 Depending on the arrangement of waveguide, grating coupler, direction coupler and Y-branches, the length can be shrunk, which can be realized signal processing at the range of Giga-Hertz throughout the Si waveguide optical loop. The SOA's gain G and the time constant τ can be easily modified by changing the value of the SOA's driving current. Appropriate value of initial gain G is obtained by simulation and modified by experimental result.
The grating coupler and directional coupler of optical integrator are designed at the center wavelength of 1552.1 nm using Lumerical. Following the optimization process in ref. 3, 3-dB insertion loss of grating coupler and directional coupler are designed (see Fig. 3 ). A waveguide with a dimension of 220 × 500 nm (thickness × width) is used for the single mode condition (fundamental TE mode). Y-branch is adapted from ref. 13 such that optimized with insertion loss of 0.3 dB. 13 The length of waveguide is determined to be as short as possible to minimize the loop length and propagation loss, but long enough to be appropriate for the experimental set-up. In this experiment, due to the limited space for two CCD camera and fiber array, the total Si waveguide length is approximately 1.5 mm. 
FABRICATION OF HYBRID OPTICAL INTEGRATOR
The Hybrid optical integrator has been fabricated using electron beam lithography at the University of Minnesota. First, the schematic for the proposed hybrid optical integrator has been designed for the chip fabrication using K-layout software. GDS file format for the integrator in Fig 4. has been generated using K-layout for fabrication of designed device and revised appropriately for the E-beam lithography software (Cygwin). A 4-inch silicon-on-insulator (SOI) wafer with 1 µm thick silicon on 500 nm thick silicon oxide was used for the fabrication. The Si layer first thinned to 220 nm ± 10 nm by repeated Si oxidation and SiO2 etching process. Fig. 5 shows the polar contour of Si layer thickness after the thinning process. The wafer was then rinsed with DI water for 3 minutes, and dried with a nitrogen gun. Prior to spin coating the HSQ resist, a dehydration bake was performed on the wafer using a 180 ℃ hotplate for 4 minutes. Then, the wafer was allowed to cool for at least 1 minute, allowing it to come back down to room temperature. Next, the resist was spin coated. Spin coating of the ~ 8 % HSQ resist (1 part Dow Corning's FOX-16 (16%) resist diluted with 1 part MIBK) was carried out at 5000 rpm for 30 sec. to achieve a 200 nm film. Then the resist is soft-baked at 80 ℃ for 4 minutes on a hotplate. Patterning of the device wave guides was performed using a Vistec EBPG 5000+ e-beam lithography system. Relevant parameters for the fracturing of the design file were the following: 1 nm fracture resolution, 10 nm beam step size, and proximity effect correction was applied as well. Exposure was performed using a 100 kV, 30 nA beam, with a base dosage = 1800 μC/cm 2 . Development was carried out using MF 319 Developer (2.3% TMAH based) for 3 minutes. Most of the wafer was cleared in the first minute, however it took an additional 2 minutes will clear the optical input regions and the spiral regions where the patterns were denser, and thus halo features had formed around the intended features. Experience has shown one can go up to 4 minutes total if additional dense regions need to be cleared of their corresponding halos. The wafer was then rinsed with DI water for 3 minutes, and dried with a N2 gun. Etching of the top silicon layer wave guides (220 nm thick) was performed using a PlasmaTherm Deep Trench Etcher and a non-Bosch recipe developed at Cornell Science & Technology Facility for photonics applications; cnf-14-v. The etch rate for this recipe was determined to be the following: 200 nm/minute for Si, 70 nm/min for soft-baked HSQ, and 35 nm/min for thermal oxide. Etching was performed for 95 sec. to clear the 220 nm of silicon, which represents about a 20% over-etch, but this was necessary to account for any nonuniformities in the top silicon. Next the HSQ resist was stripped by submersing the wafer in 10:1 buffered oxide etch (BOE) for 15 seconds, and then rinsing it in DI water for 3 minutes, and then drying it with a nitrogen gun. To prepare the wafer for the second layer of patterning, the wafer was again given a dehydration bake on a hotplate at 180 ℃ for 4 minutes. After cooling, PMMA C2 resist was spin coated at 1000 rpm on the wafer to form a 200 nm thick layer of positive resist. The second layer of patterning, which consisted solely of the corrugations for the optical inputs, had a minimum lateral spacing size of 305 nm, and was later to be etched to a depth of 70 nm. The patterning was once again carried out using the Vistec EBPG system at an acceleration voltage of 100 kV and a 30 nA beam current. Development was carried out using immersion in a 3:1 IPA:MIBK solution for 30 seconds. Isopropanol alcohol (IPA) was used to rinse the wafer, and then it was dried using a nitrogen gun. Etching of the corrugations to a depth of 70 nm was again carried out using a PlasmaTherm Deep Trench Etcher and the recipe cnf-14-v. The etch time to achieve a 70 nm depth was 21 seconds. The cnf-14-v etch recipe consists of six steps, but step 5 is considered the main etching step, and its process parameters are the following: C4F8 = 63 sccm, SF6 = 27 sccm, Ar = 40 sccm, O2 = 10 sccm, Pressure = 14 mTorr, RF1 = 10 Watts, RF2 = 700 watts, DC Bias = 85 Volts. After etching of the corrugations, the PMMA resist was stripped by 15 minutes of immersion in NMP solvent heated to 60 ℃ on a hotplate. The wafer was then rinsed in acetone, methanol, and isopropanol, and then dried with a nitrogen gun.
CONCLUSION
A hybrid optical integrator based on a silicon waveguide loop with fiber-optic components are proposed, simulated and fabricated. Beginning with system architecture and theoretical principle of optical leaky integrator, the mathematical model of this proposed device proved to be functional as an optical leaky integrator. Using a computer software Lumerical, silicon photonics components such as grating coupler, directional coupler, Y-branches and waveguide are designed and expected insertion loss are simulated. Based on the design, a MATLAB simulation was performed to verify the system function of proposed device. The simulation output with a 4 GHz square-shape input signal shows that change of fiber cable to silicon waveguide increases the operation frequency at GHz range. In addition, the designed device can easily adjust the time constant of the integrator, which affect to the input frequency range, by controlling the SOA current. This advantage makes the device appropriate for implementation in optical sigma-delta modulator, an oversampling ADC system. However, the power loss at each grating coupler is relatively huge compared to fiber cable, as so it is expected to reduce the number of grating coupler in the design. The proposed design requires four grating couplers due to external optical devices. Appropriate design of on-chip SOA 14 , band-pass filter, and optical isolator 15 can eliminate two grating couplers. The insertion loss then decreases at least 21 dB, which enhances power efficiency. Furthermore, the total length of optical loop can be decreases, leading higher operation frequency.
ACKNOWLEDGEMENT
A portion of this work was carried out in the Minnesota Nano Center (MNC) which receives partial support from the NSF through the NNCI program. Authors would like to thank Kevin Roberts for performing e-beam lithography and DRIE on the SOI wafer.
